<p>Are you a leader and want to apply your engineering background to make big things happen? Can you influence, connect, get results and communicate effectively? Can you deliver on a predictable and dynamic schedule? The Custom Silicon Management Group provides critical custom silicon for all mobile products including iPhone, iPad, iPod, and AppleTV. We have an extraordinary opportunity for senior level engineers to drive and lead technical engagements between Apple and silicon suppliers working on groundbreaking technologies. We are looking for a remarkable Physical Design Lead to work with a highly hardworking Custom Silicon team at Apple to design and develop innovative chips for the coolest products. This position focuses specifically on supporting Physical Design and related activities for the chips.You will have the opportunity to integrate and come-up with new insights, as well as work with vendors to promote efficiency in the Silicon community.</p> <p>We value your technical understanding of physical design principles. You will be responsible for ensuring the high quality of the chips and is expected to:</p> <ul> <li>Audit vendor PD flows and methodologies for any holes and set up issues. </li><li>Suggest improvements to their methodology to optimize it to obtain the best QoR for Apple chips. </li><li>Work closely with the internal teams like systems and program management to ensure that the vendor PD implementation team is meeting the design goals. </li><li>Work closely with specialists from other teams like the packaging, process etc. to resolve any issues in the project which are in an area closely related to PD. </li><li>Conduct periodic design reviews - with deep technical dives - to make sure the project is tracking to the schedule and maintaining a high quality of work. </li><li>Review all the final PD, STA, SI, Electrical analysis reports and sign-off on them for tapeout approval. </li><li>Provide post tapeout support to work on ECOs and debug, if required. </li><li>Adhere to a strict and consistent standard of operation across all vendors and projects. </li><li>Maintain a professional relationship with the vendor and yet walk the fine line to maintain the customer-vendor distance.10+ years of relevant industry experience. Experience leading physical design teams. Track record of having taped out a number of complex chips - from gates to GDS. Working knowledge of front-end design methodology including basic RTL coding, synthesis methodology, timing constraints generation, multiple clock domain handling, low power techniques. In depth practical, hands-on knowledge of the entire Pu0026R methodology - including but not limited to - IO planning, ESD techniques, floor planning, power planning, clock tree synthesis, MCMM timing closure, routing, DFM techniques and physical verification. Working knowledge of at least one of the industry CAD tools - Cadence, Synopsys, Mentor or Atoptech. Proficient in Static Timing Analysis and the techniques used for timing closure and noise avoidance / fixing. Hands-on experience in Power and Signal Integrity analysis. Ability to debug and fix LVS, DRC, Antenna, ERC issues. Familiarity with the best analog layout design practices for sensitive circuits like OpAmp, matching pair, etc. Mixed signal SoC tapeouts involving multiple instances of analog IPs. Low power / leakage management methodology and techniques. Extraction and characterization of IP elements.Array </li></ul>